Logo

Description automatically generated
विद्यार्जन
 संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौर
Learning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूची
Online Public Access Catalogue (OPAC)

Tradeoffs and optimization in analog CMOS design (Record no. 8517)

MARC details
000 -LEADER
fixed length control field 00305nam a2200109Ia 4500
008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION
fixed length control field 170106s2008||||xx |||||||||||||| ||und||
082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER
Classification number 621.38152
Item number BIN
100 ## - MAIN ENTRY--PERSONAL NAME
Personal name Binkley, David M
245 #0 - TITLE STATEMENT
Title Tradeoffs and optimization in analog CMOS design
260 ## - PUBLICATION, DISTRIBUTION, ETC.
Place of publication, distribution, etc. Chichester
Name of publisher, distributor, etc. John Wiley &Sons
Date of publication, distribution, etc. 2008
942 ## - ADDED ENTRY ELEMENTS (KOHA)
Koha item type Book
Holdings
Withdrawn status Lost status Damaged status Not for loan Collection code Home library Current library Shelving location Date acquired Source of acquisition Full call number Barcode Date last seen Price effective from Koha item type
      Not For Loan Reference LRC, IIT Indore LRC, IIT Indore 3rd Floor - Reference Collection 06/01/2017 PO No. 46 ; Vendor: Better Book Service, Delhi ; Bill No. BBS/26, dt.04.06.2011; Price: USD 130 621.38152 BIN 8517 06/01/2017 06/01/2017 Reference Books
Copyright © 2024, 2021, 2017 Indian Institute of Technology Indore. All Rights Reserved.
Managed & maintained by Learning Resource Center, IIT Indore

Powered by Koha