विद्यार्जन संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौर
Learning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूची
Online Public Access Catalogue (OPAC)

Amazon cover image

Image from Amazon.com

Image from Coce

Normal view MARC view ISBD view

Energy efficient hardware-software co-synthesis using reconfigurable hardware

By:

Ou, Jingzhao

Contributor(s):

Prasanna, Viktor K

Material type: Text

Text

TextSeries: Chapman & Hall/CRC studies in informatics seriesPublication details: Boca Raton CRC Press 2010Description: 202p. ; 24 cmISBN:

9781584887416

DDC classification:

621.395 QUJ

Item type:

Book

Holdings ( 1 )

Holdings
Item type	Home library	Collection	Call number	Status	Barcode
Reference Books	LRC, IIT Indore 3rd Floor - Reference Collection	Reference	621.395 QUJ (Browse shelf(Opens below))	Not For Loan	19012

Total holds: 0

Browsing LRC, IIT Indore shelves, Shelving location: 3rd Floor - Reference Collection, Collection: Reference Close shelf browser (Hides shelf browser)

Previous								Next
Previous	621.395 LIN Introduction to VLSI systems : a logic, circuit, and system perspective	621.395 MAT Metamodeling-driven IP reuse for SoC integration and microprocessor design	621.395 PED Circuit design and simulation with VHDL	621.395 QUJ Energy efficient hardware-software co-synthesis using reconfigurable hardware	621.395 RAB Digital integrated circuits : a design perspective [2nd ed.]	621.395 ROT Fundamentals of logic design	621.395 SKA VHDL for programmable logic	Next

Print
Cite
Send to device
Save record
BIBTEX RIS
More searches

Search for this title in:

Copyright © 2024, 2021, 2017 Indian Institute of Technology Indore. All Rights Reserved.

Managed & maintained by Learning Resource Center, IIT Indore