Logo

Description automatically generated
विद्यार्जन
 संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौर
Learning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूची
Online Public Access Catalogue (OPAC)

Amazon cover image
Image from Amazon.com

Gm/Id methodology, a sizing tool for low-voltage analog CMOS circuits : the semi-empirical and compact model approaches

By: Material type: TextTextSeries: ACSP: Analog circuits and signal processingPublication details: New york Springer 2010Description: xvi, 171 p. ; 23.5 cmISBN:
  • 9780387471006
Subject(s): DDC classification:
  • 621.3815 JES
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode Item holds
Reference Books Reference Books LRC, IIT Indore 3rd Floor - Reference Collection Reference 621.3815 JES (Browse shelf(Opens below)) Not For Loan 11161
Total holds: 0

Copyright © 2024, 2021, 2017 Indian Institute of Technology Indore. All Rights Reserved.
Managed & maintained by Learning Resource Center, IIT Indore

Powered by Koha