विद्यार्जन संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौर
Learning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूची
Online Public Access Catalogue (OPAC)

Normal view MARC view ISBD view

Verification of Systems and Circuits Using Lotos, Petri Nets, and Ccs

Yoeli, Michael

Verification of Systems and Circuits Using Lotos, Petri Nets, and Ccs - New Jersey John Wiley & Sons 2008 - xv, 231 p. ; 24 cm

ISBN: 9780471704492

Subjects--Topical Terms:
Electrical Engineering

Dewey Class. No.: 621.381548 / YOE

Print
Add to your cart (remove)
Send to device
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:

Managed & maintained by Learning Resource Center, IIT Indore

Powered by Koha

विद्यार्जन संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौरLearning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूचीOnline Public Access Catalogue (OPAC)

Verification of Systems and Circuits Using Lotos, Petri Nets, and Ccs

विद्यार्जन संसाधन केंद्र, भारतीय प्रौद्योगिकी संस्थान इन्दौर
Learning Resource Center, Indian Institute of Technology Indore

ऑनलाइन सार्वजनिक अभिगम प्रसूची
Online Public Access Catalogue (OPAC)